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INSTRUCTION TO CANDIDATE: 
 
Please check that this examination paper contains  SIX (6) pages of printed material 
before you begin the examination. 
 
This paper  contains SIX (6) questions.  
 
Instructions:  Answer  FIVE (5) questions.   
 
Answer to any question must start on a new page. 
 
Distribution of marks for each question is given accordingly. 
 
All questions must be answered in English. 
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1.  Refer to Figure 1 
 
(a) What is input common mode range ?     (5%) 
 
(b) Draw a common mode feedback circuit topology and explain how you are 
going to control the operational amplifier output in reference to certain 
voltage level for instance VREF.     (15%) 
 
 
 
Figure 1 
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2.  Refer to Figure 2 
 
 
Figure 2 
 
 (a) Find expression of first dominant pole.      (10%) 
 
(b) Find the ratio of input gm first stage and second ratio if you were to place 
the second dominant pole 1.5 times unity frequency.  Assume that Cc is 
equivalent to 0.5 CL.  
(10%) 
 
3. State the region of operating for nmos and conditions 
 
(a) Saturation          (5%) 
(b) Triode               (5%) 
(c) Cutoff                 (5%) 
(d) What is the effect of threshold voltage if there exists substrate voltage.   
 (5%) 
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4. (a) Proof that small-signal transfer function of small-signal differential mode 
half-circuit (see Figure 3) is obtained as follows.    
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           (16%) 
 
(b) From equation [1], how many dominant pole, non-dominant pole and 
zeros are there?  
(4%) 
 
 
 
 
Figure 3 : Small-signal model of the differential mode half-circuit of two  
stage fully differential 
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5. (a)  Draw the large signal equivalent circuit of the circuit in Figure 4.  (8%) 
 
(b)  Draw the small signal equivalent circuit of the circuit in Figure 4.  (8%) 
 
(c) If  RC = 5 kΩ, IC = 100 μA and current gain, β = 100, determine the gain, 
AV of the circuit in Figure 4. 
           (4%) 
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Figure 4 : Common Emitter Amplifier 
 
  6. (a)  Figure 5 shows a typical Class A Bipolar amplifier.  Based on the circuit, 
proof that the ideal efficiency of the amplifier is 25 %.  
(10%). 
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Figure 5. Class A Amplifier 
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Figure 6. Class B Amplifier 
 
 
    (b)  Figure 6 shows a typical Class B Bipolar amplifier. Based on the circuit, 
proof that the ideal efficiency of the amplifier is 78.6 %. 
           (10%) 
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SOLUTIONS 
Marking Scheme 
 
1. a. Applying KCL at the two internal nodes and at output node gives three equations 
 
 
 
 
b. one real dominant pole, two non-dominant pole and two zeros. 
 
 
 
 
2.  
   a. 
 
IC
Ic= exp (Vbe/VT)= Beta*Ib
VOUT
Rc
Ib
Vi
VCC
Vbe
 
Students are required to explain briefly each parameters/components. 
 
b. 
 Ro
IC
gmVi
VOUT
RcRpi
Ib
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Students are required to explain briefly each parameters/components. 
 
c. Av = - gm*Rc, 
gm = Ic/VT = 100 μA/ 25 mV = 4 mS 
so, Av = - 4 mS* 5 kΩ = 20  
 
 
 
 
3.  
a. 
 
Consider the output signal power that can be delivered to load RL when sinusoidal 
input is applied at Vi. Assuming that Vo is approximately sinusoidal, the average 
power delivered to RL is 
 
 PL = (½)* Vop*Iopeak. 
 
If the  PLmax is maximum value of PL  
 
PLmax = (½)* Vompeak*Iompeak. 
 
Where Vompeak = VCC-VCE(sat) and Iompeak = IQ 
 
 
Efficiency = PL / Psupply, 
 
Psupply = 2VCC* IQ. 
 
Finally, Efficiency = (½)*(VCC-VCE(sat))* IQ / 2VCC* IQ 
 
We have, , Efficiency = (1/4)*(1-VCE(sat)/VCC)), because VCE(sat) <<< VCC, 
 
Therefore Efficiency = ¼  or 25 %. 
 
b.  
 
Due to nature of the current waveform, integration of collector current is required 
to (students need to show this) establish,  Isupply  = (1/π)( Iopeak) 
 
Thus  
 
Psupply = (2/π)VCC* Vop / RL. 
 
While, the average power delivered to load RL  
 
PL = (½)* Vop^2/ RL. 
 
Therefore,  , Efficiency = (π /4)*( Vop/VCC).  Student still continue further, but 
this expression is enough to show the efficiency is 78.6 % with some assumption. 
 
 
